module clock_edge (clk_50M, clk_100M, rst_, cnt1, cnt2); input clk_50M, clk_100M, rst_; output [3:0] cnt1, cnt2; reg [3:0] cnt_temp1, cnt_temp2, cnt2; wire [3:0] cnt1; always @ (p
http://www.codebf.com/read/14659/401606
module clock_edge_tb ( ); reg clk_50M_temp, clk_100M, rst_; wire clk_50M; wire [3:0] cnt1, cnt2; initial begin clk_50M_temp = 0; clk_100M = 0;
http://www.codebf.com/read/14659/401607
http://www.codebf.com/read/14659/401608
http://www.codebf.com/read/14659/401619
http://www.codebf.com/read/14659/401621
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - // Verilog Design & Verification // EDA Pioneer // - - - - - - - - - - - - - - - - - - - - - - - - - - - - `times
http://www.codebf.com/read/14659/401625
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - // Verilog HDL Design & Verification // EDA Pioneer // - - - - - - - - - - - - - - - - - - - - - - - - - - - - `tim
http://www.codebf.com/read/14659/401629
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - // Verilog Design & Verification // EDA Pioneer // - - - - - - - - - - - - - - - - - - - - - - - - - - - - `timesca
http://www.codebf.com/read/14659/401630
// megafunction wizard: %RAM: 1-PORT% // GENERATION: STANDARD // VERSION: WM1.0 // MODULE: altsyncram // ============================================================ // File Name: SPRAM.v //
http://www.codebf.com/read/14659/401632
module complex_bibus (clk, rst, sel1, sel2, sel3, data_bus, addr); input clk, rst; input sel1, sel2, sel3; input [7:0] addr; inout [7:0] data_bus; wire [7:0] data_in; reg [7:0] da
http://www.codebf.com/read/14659/401634
虫虫下载站 半导体技术网 电子研发网 源码地带 电源技术网 单片机技术网 医疗电子技术 嵌入式系统与单片机
