-
// Use case statement to build decode circuit without prior
`timescale 1ns/1ps
module if_mult_decode (addr_H, CS1, CS2, CS3, CS4);
input [2:0] addr_H;
output CS1, CS2, CS3, CS4;
reg [
http://www.codebf.com/read/14659/401326
-
// Use case statement to build decode circuit without prior
`timescale 1ns/1ps
module case_decode (addr_H, CS1, CS2, CS3, CS4);
input [2:0] addr_H;
output CS1, CS2, CS3, CS4;
reg [3
http://www.codebf.com/read/14659/401405
-
module mult_if(a, b, c, d, sel0, sel1, sel2, sel3, z);
input a, b, c, d;
input sel0, sel1, sel2, sel3;
output z;
reg z;
always @(a or b or c or d or sel0 or sel1 or sel2 or sel3)
begin
http://www.codebf.com/read/14659/401408
-
module mult_if(a, b, c, d, sel0, sel1, sel2, sel3, z);
input a, b, c, d;
input sel0, sel1, sel2, sel3;
output z;
reg z;
always @(a or b or c or d or sel0 or sel1 or sel2 or sel3)
begin
http://www.codebf.com/read/14659/401409
-
module mult_if(a, b, c, d, sel0, sel1, sel2, sel3, z);
input a, b, c, d;
input sel0, sel1, sel2, sel3;
output z;
reg z;
always @(a or b or c or d or sel0 or sel1 or sel2 or sel3)
begin
http://www.codebf.com/read/14659/401474
-
module case1(a, b, c, d, sel0, sel1, sel2, sel3, z);
input a, b, c, d;
input sel0, sel1, sel2, sel3;
output z;
reg z;
always @(a or b or c or d or sel0, sel1, sel2, sel3)
begin
casex (
http://www.codebf.com/read/14659/401528
-
module latch (cond_1, data_in, data_out);
input cond_1;
input data_in;
output data_out;
reg data_out;
always @(cond_1 or data_in)
begin
if (cond_1)
data_out
http://www.codebf.com/read/14659/401546
-
module latch (cond_1, data_in, data_out);
input cond_1;
input data_in;
output data_out;
reg data_out;
always @(cond_1 or data_in)
begin
if (cond_1)
data_out
http://www.codebf.com/read/14659/401547
-
module un_shannon (in0, in1, in2, late, en, out);
input [7 : 0] in0, in1, in2;
input late, en;
output out;
assign out = ((({8{late}} | in0) + in1) == in2) & en;
endmodule
http://www.codebf.com/read/14659/401589
-
module shannon_fast (in0, in1, in2, late, en, out);
input [7 : 0] in0, in1, in2;
input late, en;
output out;
wire late_eq_0, late_eq_1;
assign late_eq_0 = ((in0+in1) == in
http://www.codebf.com/read/14659/401590
