Flow report for UART
Fri Aug 10 08:20:37 2007
Quartus II Version 7.0 Build 33 02/05/2007 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow Log
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+-------------------------------------------------------------------+
; Flow Summary ;
+-------------------------+-----------------------------------------+
; Flow Status ; Successful - Fri Aug 10 08:20:37 2007 ;
; Quartus II Version ; 7.0 Build 33 02/05/2007 SJ Full Version ;
; Revision Name ; UART ;
; Top-level Entity Name ; UART ;
; Family ; Cyclone ;
; Device ; EP1C3T144C8 ;
; Timing Models ; Final ;
; Met timing requirements ; Yes ;
; Total logic elements ; 220 / 2,910 ( 8 % ) ;
; Total pins ; 4 / 104 ( 4 % ) ;
; Total virtual pins ; 0 ;
; Total memory bits ; 0 / 59,904 ( 0 % ) ;
; Total PLLs ; 0 / 1 ( 0 % ) ;
+-------------------------+-----------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 08/10/2007 08:19:56 ;
; Main task ; Compilation ;
; Revision Name ; UART ;
+-------------------+---------------------+
+-----------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+-------------------------------+--------+---------------+-------------+------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-------------------------------+--------+---------------+-------------+------------+
; FMAX_REQUIREMENT ; 24 MHz ; -- ; -- ; -- ;
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ;
; USE_TIMEQUEST_TIMING_ANALYZER ; Off ; -- ; -- ; -- ;
+-------------------------------+--------+---------------+-------------+------------+
+----------------------------------------+
; Flow Elapsed Time ;
+-------------------------+--------------+
; Module Name ; Elapsed Time ;
+-------------------------+--------------+
; Analysis & Synthesis ; 00:00:06 ;
; Partition Merge ; 00:00:01 ;
; Fitter ; 00:00:08 ;
; Assembler ; 00:00:09 ;
; Classic Timing Analyzer ; 00:00:02 ;
; Total ; 00:00:26 ;
+-------------------------+--------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off UART -c UART
quartus_cdb --read_settings_files=off --write_settings_files=off UART -c UART --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART
quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART
quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only
