排序:上传时间 相关度 下载量 查看数

synthesis 82

按分类查找:

  • The emphasis of this book is on real-time application of Synopsys tools, used to combat various pro

    The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, submicron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimi ...

    /dl/461290.html

    标签: application real-time Synopsys emphasis

    上传时间: 2017-07-05

    上传用户:waitingfy

  • 本系统分电压测量和信号产生输出两大部分

    本系统分电压测量和信号产生输出两大部分,电压测量部分以模拟电路为主,配合放大模块、A/D转化模块、显示模块;通过凌阳单片机进行数据处理,在误差允许范围内显示测量电压值。信号产生以直接数字式频率合成器(Direct Digital Frequency Synthesis,简称DDS或DDFS)为核心,经过AT89S52对DDS芯片内部进行控制,使之输出标准 ...

    /dl/475131.html

    标签: 信号产生 电压测量

    上传时间: 2017-08-08

    上传用户:comua

  • 频率合成技术在现代电子技术中具有重要的地位。在通信、雷达和导航等设备中

    频率合成技术在现代电子技术中具有重要的地位。在通信、雷达和导航等设备中,它可以作为干扰信号发生器;在测试设备中,可作为标准信号源,因此频率合成器被人们称为许多电子系统的“心脏”。直接数字频率合成(DDS——Digital Direct Frequency Synthesis)技术是一种全新的频率合成方法,是频率合成技术的一次革命。本文 ...

    /dl/494449.html

    标签: 频率合成技术 现代电子 导航 通信

    上传时间: 2017-09-28

    上传用户:大三三

  • Writing Analytically ( 6th Edition )

    《分析性写作》,介绍言简意赅: The popular, brief rhetoric that treats writing as thinking, WRITING ANALYTICALLY, Sixth Edition, offers a series of prompts that lead you through the process of analysis and synthesis and help you to generate original and well-developed ideas. The book's overall point ...

    /dl/507874.html

    标签: Writing Analyticall

    上传时间: 2015-08-22

    上传用户:东大寺的

  • 锂硫电池隔膜

    Lithium–sulfur batteries are a promising energy-storage technology due to their relatively low cost and high theoretical energy density. However, one of their major technical problems is the shuttling of soluble polysulfides between electrodes, resulting in rapid capacity fading. Here, we present ...

    /dl/516136.html

    标签: 锂硫电池 隔膜

    上传时间: 2017-11-23

    上传用户:653357637

  • Vivado时序约束

    Synopsys' widely-used design constraints format, known as SDC, describes the "design intent" and surrounding constraints for synthesis, clocking, timing, power, test and environmental and operating conditions. SDC has been in use and evolving for more than 20 years, making it the most popular and pr ...

    /dl/517756.html

    标签: Vivado 时序约束

    上传时间: 2018-07-13

    上传用户:yalsim

  • 特别好的教程

    特别好的教程特别好的教程 Research progress in synthesis and modification of polylactic acid Research progress in synthesis and modification of polylactic acid

    /dl/744011.html

    标签: 教程

    上传时间: 2021-09-17

    上传用户:陈浩

  • IEEE_Verilog_2001

    The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing o ...

    /dl/745468.html

    标签: ieee verilog

    上传时间: 2021-11-09

    上传用户:kid1423

  • 电子书-RTL Design Style Guide for Verilog HDL540页

    电子书-RTL Design Style Guide for Verilog HDL540页A FF having a fixed input value is generated from the description in the upper portion of Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input, and ’1’ is output when the START signal rises. Therefore, the FF da ...

    /dl/831346.html

    标签: RTL verilog hdl

    上传时间: 2022-03-21

    上传用户:canderile

  • vivado集成开发环境时序约束介绍

    本文主要介绍如何在Wado设计套件中进行时序约束,原文出自 xilinx中文社区。1 Timing Constraints in Vivado-UCF to xdcVivado软件相比于sE的一大转变就是约束文件,5E软件支持的是UcF(User Constraints file,而 Vivado软件转换到了XDc(Xilinx Design Constraints)。XDC主要基于SDc(Synopsys Design Constraints)标准 ...

    /dl/831600.html

    标签: vivado

    上传时间: 2022-03-26

    上传用户:kid1423