本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
/dl/40134.html
标签：
Synthesis
Machine
Coding
Styles
上传时间：
2013-10-12
上传用户：sardinescn
