FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看: rtl.srd
f "noname"; #file 0
f "d:\cd\example-8-2\synplify_syn\module_b.v"; #file 1
f "d:\cd\example-8-2\synplify_syn\module_c.v"; #file 2
f "d:\cd\example-8-2\synplify_syn\module_a.v"; #file 3
f "d:\cd\example-8-2\synplify_syn\virtex2.v"; #file 4
f "d:\cd\example-8-2\synplify_syn\top.v"; #file 5
VNAME 'work.module_b.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jP6j.Vo6nn-"@;
ftell;
@E@MR@44::4(::R4cRsIF FRl8CkD_PLRCDsHF
o;N3PRH##_FOksC;R4
RNP3PH#CDsHF4oR;P
NRs3FHNohl"CRlkF8DLC_"N;
P$R#MF_OlDbHCF_bHRM04N;
P$R#Mb_O0C$bRF"DO8 C"N;
P$R#MN_bs00HHRFM"FLDO; "
RNP3blN_0FbH#FMRm"yumaQh\1:"C|-M$Osb-0|b|sF-sbN0B|X.je6j.wt6nn-|N-lGMVN|j4jj-j|l-4|VoHGN80COODF j#||s-VC4J|3jjj|k-N0OF_F0M#sMNH_\HF"B
yz\):"\B:\C\\8\N\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP#_$MEsHCRF"DO8 C"N;
POR3FHlbDbC_F0HM_lMNCFRl8CkD_;LR
@HR@(4::(n::R4.B_pia;mu
@HR@g4::gn::R4da.muAh_Q;R
H@:@4U::nU4:4RAq._;Qh
@HR@44:j::n44j:6_Rqq_h7Bh_Q;R
H@:@44n4:::444vcRm_7A7qqa;R
H@:@4444:(4:4:R.cvAm7_iBp;R
F@:@44(.:::4.4vcRm_7Am;za
@FR@44:c::(4.c:d.RAa_mumwAza__am;za
@FR@44:6::(446:d.RABz_maF;
R4@@::4d(d:4:R4dA_.qm;za
RoLB_pia;mu
RNL#_$MM_F0Ns_8HsPCR
4;oaLRmAu._;Qh
RNL#_$MM_F0Ns_8HsPCR
4;oqLR.QA_hN;
L$R#MF_M0__N8PsHC4sR;L
oRqq_hB7__;Qh
RNL#_$MM_F0Ns_8HsPCR
4;ovLRm_7A7qqa;L
NRM#$_0MF_8N_sCHPs;R4
RoLvAm7_iBp;L
NRM#$_0MF_8N_sCHPs;R4
@bR@44::44::j.+:k0sCjRf:0jRsRkC0CskRBeB;R
b@:@44::44+:.jN:VDR#Cfjj:RDVN#VCRNCD#R7th;R
b@:@4.jn:::.n6:+jTmj_zfaRjR:j8RVVTmj_zTaRjz_mamRv77A_qRaqB_pia;mu
@bR@.4:n::j.6n:+Tj:.z_majRf:8jRVTVR.z_ma.RT_amzRuam.QA_hpRBim_aub;
R4@@::ddjd:d:j6+:_T4mRzafjj:RV8VR_T4mRzaTm4_zqaR.QA_hmRv7BA_p
i;b@R@4d:d:dj:d+:6jd:T_amzR:fjjVR8VdRT_amzR_TdmRzaqh_q7__BQvhRm_7AB;pi
@bR@.4:dU:4::.d6jc+:7qhcz_majRf:NjRMR8Pqch7_amzR7qhcz_majRT_amzR_T4mRzaTm._zTaRdz_mab;
R4@@::.c4.g:cc:6+kj:Mm4_)mc_zfaRjR:jFRsPk_M4m_)cmRzak_M4m_)cmRzaTmj_zTaR4z_ma.RT_amzR_Tdm;za
@bR@.4:cg:4::.c6jc+:.kM_cm)_amzR:fjjMRHPMRk.)_mcz_maMRk.)_mcz_maMRk4)_mcz_mab;
R4@@::.njn:.:j6+:qA._amzR:fjjVR8V.RAqz_ma.RAqz_mahRq7mc_zBaRpai_m
u;b@R@4d:d:dj:d+:6j.:Aa_mumwAza__amRzafjj:RV8VRaA.mmu_Aazw_ma_zAaR.uam_zmAwaa__amzR7qhcz_mamRv7BA_p
i;b@R@4n:.:.j:n+:6jm:v7mA_zfaRjR:j8RVVvAm7_amzR7vmAz_maMRk.)_mcz_mapRBim_aub;
R4@@::ddjd:d:j6+:BA._amzR:fjjVR8V.RABz_ma.RABz_maMRk.)_mcz_mamRv7BA_p
i;
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7)
-
FPGA-CPLD_DesignTool(example5-6)
-
FPGA-CPLD_DesignTool,事例程序3-4
|