FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看: rtl.srd
f "noname"; #file 0
f "d:\cd\example-8-2\synplify_syn\module_b.v"; #file 1
f "d:\cd\example-8-2\synplify_syn\module_c.v"; #file 2
f "d:\cd\example-8-2\synplify_syn\module_a.v"; #file 3
f "d:\cd\example-8-2\synplify_syn\virtex2.v"; #file 4
f "d:\cd\example-8-2\synplify_syn\top.v"; #file 5
VNAME 'work.module_c.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jP6j.Vo6nn-"@;
ftell;
@E@MR@4.::4(::R4cRsIF FRl8CkD_PORCDsHF
o;N3PRH##_FOksC;R4
RNP3PH#CDsHF4oR;P
NRs3FHNohl"CRlkF8DOC_"N;
P$R#MF_OlDbHCF_bHRM04N;
P$R#Mb_O0C$bRF"DO8 C"N;
P$R#MN_bs00HHRFM"FLDO; "
RNP3blN_0FbH#FMRm"yumaQh\1:"C|-M$Osb-0|b|sF-sbN0B|X.je6j.wt6nn-|N-lGMVN|j4jj-j|l-4|VoHGN80COODF j#||s-VC4J|3jjj|k-N0OF_F0M#sMNH_\HF"B
yz\):"\B:\C\\8\N\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP#_$MEsHCRF"DO8 C"N;
POR3FHlbDbC_F0HM_lMNCFRl8CkD_;OR
@HR@6.::6n::R4.B_pia;mu
@HR@(.::(n::R46a.muq__BQ
h;H@R@.::nn::n4A4R.QB_hH;
R.@@:nU::4U:4.RqBh_Q;R
H@:@.g::ngc:4R7vmBq_7a
q;H@R@.::g4g(::R.cvBm7_iBp;R
F@:@.4(j:::4j4vcRm_7Bm;za
@FR@4.:d::(44d:6.RBa_mum;za
@FR@4.:4::(444:n.RBq.h7_amz;R
F@:@.4(.:::4.4BdR.mq_z
a;oBLRpai_m
u;N#LR$MM_FN0__H8sPRCs4o;
LmRau_.qBh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLA_.BQ
h;N#LR$MM_FN0__H8sPRCs4o;
L.RqBh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLvBm7_a7qqN;
L$R#MF_M0__N8PsHC4sR;L
oR7vmBp_BiN;
L$R#MF_M0__N8PsHC4sR;R
b@:@44::44+:.js:0kfCRjR:j0CskRk0sCBReBb;
R4@@:44::.4:+Vj:NCD#R:fjjNRVDR#CV#NDChRt7b;
R.@@::.djd:.:j6+:_TjmRzafjj:RV8VR_TjmRzaTmj_zvaRm_7B7qqaRiBp_uam;R
b@:@..jd:::.d6:+jTm._zfaRjR:j8RVVTm._zTaR.z_mamRau_.qBh_QRiBp_uam;R
b@:@.djj:::dj6:+jTm4_zfaRjR:j8RVVTm4_zTaR4z_ma.RABh_QR7vmBp_Bib;
R.@@::djjj:d:j6+:_TdmRzafjj:RV8VR_TdmRzaTmd_zqaR.QB_hmRv7BB_p
i;b@R@.4:.::4U.64:c:+jqch7_amzR:fjjMRN8qPRh_7cmRzaqch7_amzR_TjmRzaTm4_zTaR.z_madRT_amz;R
b@:@..4.:(.:.:+6dj):mcz_majRf:FjRsmPR)mc_zmaR)mc_zTaRjz_ma4RT_amzR_T.mRzaTmd_z
a;b@R@.d:.:.j:d+:6j.:Bq.h7_amzR:fjjVR8V.RBq.h7_amzRqB.h_7.mRzaqch7_amzRiBp_uam;R
b@:@..jd:::.d6:+jvBm7_amzR:fjjVR8VmRv7mB_zvaRm_7BmRzam_)cmRzaB_pia;mu
@bR@d.:j::jd6j:+Bj:.mq_zfaRjR:j8RVVB_.qmRzaB_.qmRzaqch7_amzR7vmBp_Bib;
R.@@::djjj:d:j6+:aB.mmu_zfaRjR:j8RVVBm.auz_ma.RBa_mumRzam_)cmRzavBm7_iBp;
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7)
-
FPGA-CPLD_DesignTool(example5-6)
-
FPGA-CPLD_DesignTool,事例程序3-4
|