FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看: model.srd
f "noname"; #file 0
f "d:\cd\example-8-2\synplify_syn\module_b.v"; #file 1
f "d:\cd\example-8-2\synplify_syn\module_c.v"; #file 2
f "d:\cd\example-8-2\synplify_syn\module_a.v"; #file 3
f "d:\cd\example-8-2\synplify_syn\virtex2.v"; #file 4
f "d:\cd\example-8-2\synplify_syn\top.v"; #file 5
VNAME 'work.module_a.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jP6j.Vo6nn-"@;
ftell;
@E@MR@4d::4(::R4cRsIF FRl8CkD_PNRCDsHF
o;N3PRH##_FOksC;R4
RNP3PH#CDsHF4oR;P
NRs3FHNohl"CRlkF8DNC_"N;
P$R#Mb_O0C$bRF"DO8 C"N;
P$R#MN_bs00HHRFM"FLDO; "
RNP3blN_0FbH#FMRm"yumaQh\1:"C|-M$Osb-0|b|sF-sbN0B|X.je6j.wt6nn-|N-lGMVN|j4jj-j|l-4|VoHGN80COODF j#||s-VC4J|3jjj|k-N0OF_F0M#sMNH_\HF"B
yz\):"\B:\C\\8\N\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP#_$MEsHCRF"DO8 C"N;
POR3FHlbDbC_F0HM_lMNCFRl8CkD_;NR
RNP3sOk_lOFbCHD_HbFM"0RVNbo=.XBej6jw6t.n"-n;P
NRL3F#0Fb8CFMR
4;N#PR$sM_CsVCCCMO_FODO4 _RF"l8CkD_BN|pai_msu,=jj3jjjjj=,V63jjjjjjjkj,=jj3jjjjj=,b4jjj3jjjj,jjOODF FoskQb=MsVCs_C8OoD sbFk_sj,83=jjjjjjVj,83=jjjjjjPj,=;j"
RNP#_$MsCCVsOCMCD_OF_O dlR"FD8kC|_Nvqm7_iBp,js=3jjjj,jjVj=6jj3jjjjj,jk=3jjjj,jjbj=4jjj3jjjjjD,OFoO sbFk=VQMCCss8D_O Fosk4b_,=s8jj3jjjjj,=V8jj3jjjjj,jP="N;
P$R#MF_OlDbHCF_bHRM04H;
Rd@@:nd::4d:.pRBim_auH;
Rd@@:nc::4c:4.RAqh_Q;R
H@:@d6::n6d:4Ruam.Qq_hH;
Rd@@:nn::4n:4.RBqh_Q;R
H@:@d(::n(c:4R7vmqq_7a
q;H@R@d::(4((::R.cvqm7_iBp;R
F@:@dU::(Uc:4R7vmqz_maF;
Rd@@:(g::4g:d.RqAz_maF;
Rd@@::4j(j:4:R.dqm.auA_mz_waQz_maF;
Rd@@::44(4:4:R4dq_.Bm;za
RoLB_pia;mu
RNL#_$MM_F0Ns_8HsPCR
4;N#LR$OM_D FORH"s#FC_VCV#03=jjjjjjVj,N_DDF#VVCj0=3jjjj,jjsj#=3Vj,#3=jjl,HbPsFC3=jjF,sk=0Cj,3jsVsC=8lFk_DCNp|Bim_au,:sVVsC=8lFk_DCNp|Bim_au":V;L
NRM#$_FODOH _MsVCsRC84o;
L.RAqh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLa.muqh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLB_.qQ
h;N#LR$MM_FN0__H8sPRCs4o;
LmRv77q_q;aq
RNL#_$MM_F0Ns_8HsPCR
4;ovLRm_7qB;pi
RNL#_$MM_F0Ns_8HsPCR
4;N#LR$OM_D FORH"s#FC_VCV#03=jjjjjjVj,N_DDF#VVCj0=3jjjj,jjsj#=3Vj,#3=jjl,HbPsFC3=jjF,sk=0Cj,3jsVsC=8lFk_DCNm|v7Bq_psi:,CVsVF=l8CkD_vN|m_7qB:piV
";N#LR$OM_D FO_VHMCCss8;R4
@sR@.d:4::j.64:+Tj:jz_magRf.:d.gjgU6R6gzphQQwAR7)RuQTvRjz_maT
S=_Tjm
zaSv7=m_7q7qqa
=SBB_pia;mu
@sR@.d:4::j.64:+Tj:.z_magRf.:d.gjgU6R6gzphQQwAR7)RuQTvR.z_maT
S=_T.m
zaSa7=mqu._
QhSBB=pai_m
u;s@R@dU:.:.j:U+:6j4:T_amzR.fgdg.:g6Uj6zgRhQQpA7RwRQu)v4RT_amz
=STTm4_zSa
7.=Aqh_Q
=SBvqm7_iBp;R
s@:@d.jU:::.U6:+jTmd_zfaRgUnj:UggjUddRQzhpRQAwu7R)RQvTmd_zSa
Td=T_amz
=S7B_.qQSh
Bm=v7Bq_p
i;s@R@dj:.::4(.6j:d:+jm_)cmRzafjj:RQzhpRQAQRheuv)QR_Tdm_zaHQ
S=_Tdm
zaSTm=dz_ma;_H
@sR@.d:j(:4::.j6jd+:cm)_amzRnf46:44gjgU6R6geaQ) pXRzRaduv)QRBq._amz#
_HS=QjTmj_zSa
QT4=4z_maQ
S..=T_amz
=Smq_.Bm#za_
H;A44R,!jy5V.?:?54Vj:5?0V:2R22;R
s@:@d.j4:::.46:+jq_.AmRzaf64n4g4:g6Uj6egRQ )aXzRpaudR)RQvq_.AmOza
jSQ=_Tjm
zaS=Q4Tm4_zSa
QT.=.z_mam
S=Aq._amzOA;
4,R4j5y!.4?5??5jV2:0::020;2R
@sR@.d:U::j.6U:+qj:.uam_zmAwQa__amzRUfUcg4:gdUjdzURhQQpA7Rw))RuQqvR.uam_zmAwQa__amz
=STqm.auA_mz_waQz_ma7
S=Aq._amzOB
S=7vmqp_Bi)
S=_Tdm_zaHs;
Rd@@::.UjU:.:j6+:Bq._amzRUfUcg4:g6Uj6zgRhQQpA7Rw1)RuQqvR.mB_zSa
T.=qBz_ma7
S=Bq._amz#
_HSvB=m_7qB
piST1=dz_mas;
Rd@@::.4j4:.:j6+:7vmqz_maURfU:c4gjgU6R6gzphQQwAR7u1R)RQvvqm7_amz
=STvqm7_amz
=S7q_.Bm#za_SH
Bp=Bim_au1
S=_Tdm;za
@sR@.d:4::j.64:+qj:.mA_zfaRU4Uc:Uggjg66RQzhpRQAwR7)uv)QRAq._amz
=STq_.Am
zaSq7=.mA_z
aOSBB=pai_mSu
)d=T_amz_
H;
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7)
-
FPGA-CPLD_DesignTool(example5-6)
-
FPGA-CPLD_DesignTool,事例程序3-4
|