FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看: model.srd
f "noname"; #file 0
f "d:\cd\example-8-2\synplify_syn\module_b.v"; #file 1
f "d:\cd\example-8-2\synplify_syn\module_c.v"; #file 2
f "d:\cd\example-8-2\synplify_syn\module_a.v"; #file 3
f "d:\cd\example-8-2\synplify_syn\virtex2.v"; #file 4
f "d:\cd\example-8-2\synplify_syn\top.v"; #file 5
VNAME 'work.module_c.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jP6j.Vo6nn-"@;
ftell;
@E@MR@4.::4(::R4cRsIF FRl8CkD_PORCDsHF
o;N3PRH##_FOksC;R4
RNP3PH#CDsHF4oR;P
NRs3FHNohl"CRlkF8DOC_"N;
P$R#Mb_O0C$bRF"DO8 C"N;
P$R#MN_bs00HHRFM"FLDO; "
RNP3blN_0FbH#FMRm"yumaQh\1:"C|-M$Osb-0|b|sF-sbN0B|X.je6j.wt6nn-|N-lGMVN|j4jj-j|l-4|VoHGN80COODF j#||s-VC4J|3jjj|k-N0OF_F0M#sMNH_\HF"B
yz\):"\B:\C\\8\N\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP#_$MEsHCRF"DO8 C"N;
POR3FHlbDbC_F0HM_lMNCFRl8CkD_;OR
RNP3sOk_lOFbCHD_HbFM"0RVNbo=.XBej6jw6t.n"-n;P
NRL3F#0Fb8CFMR
4;N#PR$sM_CsVCCCMO_FODOg _RF"l8CkD_BO|pai_msu,=jj3jjjjj=,V63jjjjjjjkj,=jj3jjjjj=,b4jjj3jjjj,jjOODF FoskQb=MsVCs_C8OoD sbFk_sc,83=jjjjjjVj,83=jjjjjjPj,=;j"
RNP#_$MsCCVsOCMCD_OF_O 4"4RlkF8DOC_|7vmBp_Bi=,sjj3jjjjj,6V=jjj3jjjjj=,kjj3jjjjj,4b=j3jjjjjjjOj,D FOoksFbM=QVsCsCO8_Ds oF_kb68,s=jj3jjjjj8,V=jj3jjjjj=,Pj
";N#PR$OM_FHlbDbC_F0HMR
4;H@R@.::6n::64B.Rpai_m
u;H@R@.::(n::(4a6Rmqu._QB_hH;
R.@@:nn::4n:4.RABh_Q;R
H@:@.U::nU4:4RBq._;Qh
@HR@g.::gn::R4cvBm7_a7qqH;
R.@@:4g:(::g.vcRm_7BB;pi
@FR@4.:j::(44j:cmRv7mB_z
a;F@R@.d:4:4(:d6:4RaB.mmu_z
a;F@R@.4:4:4(:4n:4RqB.h_7.m;za
@FR@4.:.::(44.:d.RBqz_mao;
LpRBim_auN;
L$R#MF_M0__N8PsHC4sR;L
NRM#$_FODO" RsCH#_VFV#=C0jj3jjjjj,DVNDV_FV0#C=jj3jjjjj#,s=jj3,=V#j,3jHslbF=PCj,3js0FkC3=jjs,sClV=FD8kC|_OB_pia:muss,VClV=FD8kC|_OB_pia:muV
";N#LR$OM_D FO_VHMCCss8;R4
RoLa.muq__BQ
h;N#LR$MM_FN0__H8sPRCs4o;
L.RABh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLq_.BQ
h;N#LR$MM_FN0__H8sPRCs4o;
LmRv77B_q;aq
RNL#_$MM_F0Ns_8HsPCR
4;ovLRm_7BB;pi
RNL#_$MM_F0Ns_8HsPCR
4;N#LR$OM_D FORH"s#FC_VCV#03=jjjjjjVj,N_DDF#VVCj0=3jjjj,jjsj#=3Vj,#3=jjl,HbPsFC3=jjF,sk=0Cj,3jsVsC=8lFk_DCOm|v7BB_psi:,CVsVF=l8CkD_vO|m_7BB:piV
";N#LR$OM_D FO_VHMCCss8;R4
@sR@..:d::j.6d:+Tj:jz_magRf.:d.gjgU6R6gzphQQwAR7)RuQTvRjz_maT
S=_Tjm
zaSv7=m_7B7qqa
=SBB_pia;mu
@sR@..:d::j.6d:+Tj:.z_magRf.:d.gjgU6R6gzphQQwAR7)RuQTvR.z_maT
S=_T.m
zaSa7=mqu._QB_hB
S=iBp_uam;R
s@:@.djj:::dj6:+jTm4_zfaRg..d:Uggjg66RQzhpRQAwu7R)RQvTm4_zSa
T4=T_amz
=S7A_.BQSh
Bm=v7BB_p
i;s@R@.j:d:dj:j+:6jd:T_amzRnfgjgU:gdUjdzURhQQpA7RwRQu)vdRT_amz
=STTmd_zSa
7.=qBh_Q
=SBvBm7_iBp;R
s@:@..4.:(.:.:+6dj):mcz_majRf:zjRhQQpAhRQe)RuQTvRdz_ma
_HSTQ=dz_mam
S=_Tdm_zaHs;
R.@@::..4.(:.d:6+mj:)mc_zfaR44n64g:gU6j6gQRe)Xa Rapzd)RuQBvR.uam_amz#
_HS=QjTmj_zSa
QT4=4z_maQ
S..=T_amz
=SmvBm7_amz#;_H
RA44y,j!?5.V4:5?5V:j:?V0222Rs;
R.@@::.djd:.:j6+:qB.h_7.mRzaf64n4g4:g6Uj6egRQ )aXzRpaudR)RQvBh.q7m._z
aOS=QjTmj_zSa
QT4=4z_maQ
S..=T_amz
=SmB_.qmOza;4
ARj4,y.!5??545Vj?::02002:2
R;s@R@.j:d:dj:j+:6j.:Ba_mumRzafcUU4g:gU6j6ghRzQApQR1w7RQu)v.RBa_mum
zaSBT=.uam_amz
=S7vBm7_amz#
_HSvB=m_7BB
piST1=dz_mas;
R.@@::djjj:d:j6+:qB._amzRUfUcg4:gdUjdzURhQQpA7Rw))RuQBvR.mq_zSa
T.=Bqz_ma7
S=qB._amzOB
S=7vmBp_Bi)
S=_Tdm_zaHs;
R.@@::.djd:.:j6+:7vmBz_maURfU:c4gjgU6R6gzphQQwAR7u1R)RQvvBm7_amz
=STvBm7_amz
=S7vBm7_amz#
_HSBB=pai_mSu
1d=T_amz;R
s@:@..jd:::.d6:+jBh.q7m._zfaRU4Uc:Uggjg66RQzhpRQAwR7)uv)QRqB.h_7.m
zaSBT=.7qh.z_ma7
S=qB._amzOB
S=iBp_uam
=S)Tmd_zHa_;
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7)
-
FPGA-CPLD_DesignTool(example5-6)
-
FPGA-CPLD_DesignTool,事例程序3-4
|