本人编写的FPGA光电编码器输入模块,没有实验,但仿真基本实现,希望有参考价值.

源代码在线查看: f4.sim.rpt

软件大小: 1273 K
上传用户: hufei108
关键词: FPGA 编写 光电编码器 仿真
下载地址: 免注册下载 普通下载 VIP

相关代码

				Simulator report for F4
				Tue Jun 13 15:56:24 2006
				Version 5.1 Build 176 10/26/2005 SJ Web Edition
				
				
				---------------------
				; Table of Contents ;
				---------------------
				  1. Legal Notice
				  2. Simulator Summary
				  3. Simulator Settings
				  4. Simulation Waveforms
				  5. Coverage Summary
				  6. Complete 1/0-Value Coverage
				  7. Missing 1-Value Coverage
				  8. Missing 0-Value Coverage
				  9. Simulator INI Usage
				 10. Simulator Messages
				
				
				
				----------------
				; Legal Notice ;
				----------------
				Copyright (C) 1991-2005 Altera Corporation
				Your use of Altera Corporation's design tools, logic functions 
				and other software and tools, and its AMPP partner logic 
				functions, and any output files any of the foregoing 
				(including device programming or simulation files), and any 
				associated documentation or information are expressly subject 
				to the terms and conditions of the Altera Program License 
				Subscription Agreement, Altera MegaCore Function License 
				Agreement, or other applicable license agreement, including, 
				without limitation, that your use is for the sole purpose of 
				programming logic devices manufactured by Altera and sold by 
				Altera or its authorized distributors.  Please refer to the 
				applicable agreement for further details.
				
				
				
				+--------------------------------------------+
				; Simulator Summary                          ;
				+-----------------------------+--------------+
				; Type                        ; Value        ;
				+-----------------------------+--------------+
				; Simulation Start Time       ; 0 ps         ;
				; Simulation End Time         ; 100.0 us     ;
				; Simulation Netlist Size     ; 17 nodes     ;
				; Simulation Coverage         ;      87.50 % ;
				; Total Number of Transitions ; 4942         ;
				; Family                      ; Cyclone II   ;
				; Device                      ; EP2C5Q208C8  ;
				+-----------------------------+--------------+
				
				
				+-------------------------------------------------------------------------------------------+
				; Simulator Settings                                                                        ;
				+-----------------------------------------------------------------+---------+---------------+
				; Option                                                          ; Setting ; Default Value ;
				+-----------------------------------------------------------------+---------+---------------+
				; Simulation mode                                                 ; Timing  ; Timing        ;
				; Start time                                                      ; 0 ns    ; 0 ns          ;
				; Add pins automatically to simulation output waveforms           ; On      ; On            ;
				; Check outputs                                                   ; Off     ; Off           ;
				; Report simulation coverage                                      ; On      ; On            ;
				; Detect setup and hold time violations                           ; Off     ; Off           ;
				; Detect glitches                                                 ; Off     ; Off           ;
				; Automatically save/load simulation netlist                      ; Off     ; Off           ;
				; Disable timing delays in Timing Simulation                      ; Off     ; Off           ;
				; Generate Signal Activity File                                   ; Off     ; Off           ;
				; Group bus channels in simulation results                        ; Off     ; Off           ;
				; Preserve fewer signal transitions to reduce memory requirements ; On      ; On            ;
				; Overwrite Waveform Inputs With Simulation Outputs               ; Off     ;               ;
				+-----------------------------------------------------------------+---------+---------------+
				
				
				+----------------------+
				; Simulation Waveforms ;
				+----------------------+
				Waveform report data cannot be output to ASCII.
				Please use Quartus II to view the waveform report data.
				
				
				+--------------------------------------------------------------------+
				; Coverage Summary                                                   ;
				+-----------------------------------------------------+--------------+
				; Type                                                ; Value        ;
				+-----------------------------------------------------+--------------+
				; Total coverage as a percentage                      ;      87.50 % ;
				; Total nodes checked                                 ; 17           ;
				; Total output ports checked                          ; 16           ;
				; Total output ports with complete 1/0-value coverage ; 14           ;
				; Total output ports with no 1/0-value coverage       ; 1            ;
				; Total output ports with no 1-value coverage         ; 1            ;
				; Total output ports with no 0-value coverage         ; 2            ;
				+-----------------------------------------------------+--------------+
				
				
				The following table displays output ports that toggle between 1 and 0 during simulation.
				+--------------------------------------------------------+
				; Complete 1/0-Value Coverage                            ;
				+------------------+------------------+------------------+
				; Node Name        ; Output Port Name ; Output Port Type ;
				+------------------+------------------+------------------+
				; |F4|inst4        ; |F4|inst4        ; regout           ;
				; |F4|inst6        ; |F4|inst6        ; regout           ;
				; |F4|inst         ; |F4|inst         ; regout           ;
				; |F4|inst5        ; |F4|inst5        ; regout           ;
				; |F4|inst1        ; |F4|inst1        ; combout          ;
				; |F4|inst21~156   ; |F4|inst21~156   ; combout          ;
				; |F4|INB          ; |F4|INB          ; combout          ;
				; |F4|CLK          ; |F4|CLK          ; combout          ;
				; |F4|CLR          ; |F4|CLR          ; combout          ;
				; |F4|INA          ; |F4|INA          ; combout          ;
				; |F4|F4_CLK       ; |F4|F4_CLK       ; padio            ;
				; |F4|CLR~clkctrl  ; |F4|CLR~clkctrl  ; outclk           ;
				; |F4|CLK~clkctrl  ; |F4|CLK~clkctrl  ; outclk           ;
				; |F4|inst5~feeder ; |F4|inst5~feeder ; combout          ;
				+------------------+------------------+------------------+
				
				
				The following table displays output ports that do not toggle to 1 during simulation.
				+------------------------------------------------------+
				; Missing 1-Value Coverage                             ;
				+----------------+------------------+------------------+
				; Node Name      ; Output Port Name ; Output Port Type ;
				+----------------+------------------+------------------+
				; |F4|inst22~190 ; |F4|inst22~190   ; combout          ;
				+----------------+------------------+------------------+
				
				
				The following table displays output ports that do not toggle to 0 during simulation.
				+------------------------------------------------------+
				; Missing 0-Value Coverage                             ;
				+----------------+------------------+------------------+
				; Node Name      ; Output Port Name ; Output Port Type ;
				+----------------+------------------+------------------+
				; |F4|inst22~190 ; |F4|inst22~190   ; combout          ;
				; |F4|ENADD      ; |F4|ENADD        ; padio            ;
				+----------------+------------------+------------------+
				
				
				+---------------------+
				; Simulator INI Usage ;
				+--------+------------+
				; Option ; Usage      ;
				+--------+------------+
				
				
				+--------------------+
				; Simulator Messages ;
				+--------------------+
				Info: *******************************************************************
				Info: Running Quartus II Simulator
				    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
				    Info: Processing started: Tue Jun 13 15:56:21 2006
				Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off F4 -c F4
				Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
				    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
				Info: Simulation partitioned into 1 sub-simulations
				Info: Simulation coverage is      87.50 %
				Info: Number of transitions in simulation is 4942
				Info: Quartus II Simulator was successful. 0 errors, 0 warnings
				    Info: Processing ended: Tue Jun 13 15:56:23 2006
				    Info: Elapsed time: 00:00:04
				
				
							

相关资源