Synopsys' widely-used design constraints format, known as SDC, describes the "design intent" and surrounding constraints for synthesis, clocking, timing, power, test and environmental and operating conditions. SDC has been in use and evolving for more than 20 years, making it the most popular and pr ...
/dl/517756.html
标签：
Vivado
时序约束
上传时间：
2018-07-13
上传用户：yalsim
