it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in x

it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.

/dl/418184.html

标签： synthesize simulator modelsim interin

上传时间： 2017-03-22

上传用户：洛木卓