VHDL实现SPI功能源代码
-- The SPI bus is a 3 wire bus that in effect links a serial shift
-- register between the "master" and the "slave". Typically both the
-- master and slave have an 8 bit shift register so the combined
-- register is 16 bits. When an SPI transfer takes place, the master and
-- s ...
/dl/226669.html
标签：
SPI
bus
register
effect
上传时间：
2013-12-23
上传用户：lx9076
