Flex chip implementation
File: UP2FLEX
JTAG jumper settings: down, down, up, up
Input:
Reset - FLEX_PB1
Input n - FLEX_SW switches 1 to 8
Output:
Countdown - two 7-segment LEDs.
Done light - decimal point on Digit1.
Operation:
Setup the binary input n number.
Press the Reset switch.
See the count ...
Free open-source disk encryption software for Windows Vista/XP, Mac OS X, and Linux
Main Features:
* Creates a virtual encrypted disk within a file and mounts it as a real disk.
* Encrypts an entire partition or storage device such as USB flash drive or hard drive.
* Encrypts a partition or dr ...
This document describes how to switch to and program the unisersal serial bus (USB)
analog phase-locked loop (APLL) on the C5506/C5507/C5509A devices. Example
assembly programs for programming and switching to and from the APLL are also
provided in the attached zip file. It is assumed that the reade ...
These are P-Channel enhancement mode silicon gate
power fi eld effect transistors. They are advanced power
MOSFETs designed, tested, and guaranteed to withstand a
specifi ed level of energy in the breakdown avalanche mode
of operation. All of these power MOSFETs are designed for
applicatio ...
simple ATM [Automatic Teller Machine] system the basic functions Login including write-offs, inquiries, deposits, withdrawals and alter the code. Simulation of ATM terminal users logged in, their account numbers and passwords through the ATM network to transmit to the server, ATM database server bas ...
The Bit Array structure provides a compacted arrays of Booleans, with one bit for each Boolean value. A 0 [1] bit corresponds to the Boolean value false [true], respectively. We can look at a stream of bytes as a stream of bits each byte contains 8 bits, so any n bytes hold n*8 bits. And the operat ...
We obtained the energy transport velocity distribution for a three dimensional ideal cloak
explicitly. Near the operation frequency, the energy transport velocity has rather peculiar
distribution. The velocity along a line joining the origin of the cloak is a constant, while
the velocity approaches ...
The AT24C512 provides 524,288 bits of serial electrically erasable and programmable
read only memory (EEPROM) organized as 65,536 words of 8 bits each. The device鈥檚
cascadable feature allows up to four devices to share a common two-wire bus. The
device is optimized for use in many industrial and c ...
R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable
ROM). They realize high speed, low power consumption and a high level of reliability by employing
advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They
also have a 128- ...
This application note describes the three methods that can be used to
program the Flash code memory of the 89C51Rx+/Rx2/66x families
of microcontrollers. It discusses in detail the operation of the
In-System Programming (ISP) capability which allows these
microcontrollers to be programmed while moun ...
