排序:上传时间 相关度 下载量 查看数

LogiCORE 11

按分类查找:

  • UG341-LogiCORE Endpoint Block

    UG341 - LogiCORE™ Endpoint Block Plus v1.6 for PCI Express® 用户指南

    /dl/32725.html

    标签: LogiCORE Endpoint Block 341

    上传时间: 2013-10-11

    上传用户:woshinimiaoye

  • UG157 LogiCORE IP Initiator/Ta

    UG157 - LogiCORE™ IP Initiator/Target v3.1 for PCI™ 入门指南

    /dl/32727.html

    标签: Initiator LogiCORE 157 UG

    上传时间: 2013-11-06

    上传用户:ewtrwrtwe

  • UG341-LogiCORE Endpoint Block

    UG341 - LogiCORE™ Endpoint Block Plus v1.6 for PCI Express® 用户指南

    /dl/40413.html

    标签: LogiCORE Endpoint Block 341

    上传时间: 2013-10-17

    上传用户:jeffery

  • UG157 LogiCORE IP Initiator/Ta

    UG157 - LogiCORE™ IP Initiator/Target v3.1 for PCI™ 入门指南

    /dl/40419.html

    标签: Initiator LogiCORE 157 UG

    上传时间: 2013-10-13

    上传用户:heheh

  • PCI logicore,在某网站上下载的ip核文件

    PCI logicore,在某网站上下载的ip核文件,希望具有参考价值,

    /dl/225661.html

    标签: logicore PCI 网站

    上传时间: 2015-11-24

    上传用户:330402686

  • PCI设计指南The Xilinx LogiCORE PCI interface is a fully verified, pre-implemented PCI Bus interface. Th

    PCI设计指南The Xilinx LogiCORE PCI interface is a fully verified, pre-implemented PCI Bus interface. This interface is available in 32-bit and 64- bit versions, with support for multiple Xilinx FPGA device families. It is designed to support both Verilog-HDL and VHDL. The design examples in this boo ...

    /dl/279329.html

    标签: interface PCI pre-implemented LogiCORE

    上传时间: 2016-04-03

    上传用户:清风冷雨

  • 基于FPGA的PCI软核模块的研究与实现.rar

    本课题是在课题组已实现的高速串行通信平台的基础上,进一步引伸,设计开源的PCI软核通信模块替代Xilinx公司提供的LogiCORE PCI核,力求在从模式下,做到占用资源更少,传输速度更快,也为以后实现更完整的功能提供平台。 本文以此为背景,基于FPGA平台,搭建以开源的PCI软核为核心的串行通信接口平台,使其成为PCI总线与用 ...

    /dl/9092.html

    标签: FPGA PCI 软核

    上传时间: 2013-04-24

    上传用户:sc965382896

  • XAPP740利用AXI互联设计高性能视频系统

    This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX  and area optimizat ...

    /dl/32619.html

    标签: XAPP 740 AXI 互联

    上传时间: 2013-11-14

    上传用户:fdmpy

  • Virtex-5 GTP Transceiver Wizar

    The LogiCORE™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standa ...

    /dl/32709.html

    标签: Transceiver Virtex Wizar GTP

    上传时间: 2013-10-23

    上传用户:leyesome

  • XAPP740利用AXI互联设计高性能视频系统

    This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX  and area optimizat ...

    /dl/40103.html

    标签: XAPP 740 AXI 互联

    上传时间: 2013-11-23

    上传用户:shen_dafa