verilog代码集锦.rar
源代码在线查看： lfsr_updown.v
`define WIDTH 8 module lfsr_updown( clk, //Clock input reset, //Reset input enable, //Enable input up_down, //Up Down input count, //Count output overflow //Overflow output ); input clk; input reset; input enable; input up_down; output[`WIDTH-1:0]count; output overflow; reg[`WIDTH-1:0]count; assign overflow=(up_down)?(count=={{`WIDTH-1{1'b0}},1'b1}):(count=={1'b1,{`WIDTH-1{1'b0}}}); always@(posedge clk) if(reset) count else if(enable)begin if(up_down)begin count end else begin count end end endmodule
