Flow report for add
Thu Dec 25 15:13:23 2008
Version 5.0 Build 148 04/26/2005 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Elapsed Time
5. Flow Log
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+--------------------------------------------------------------------+
; Flow Summary ;
+-------------------------+------------------------------------------+
; Flow Status ; Successful - Thu Dec 25 15:13:23 2008 ;
; Quartus II Version ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name ; add ;
; Top-level Entity Name ; add ;
; Family ; ACEX1K ;
; Device ; EP1K30TC144-3 ;
; Timing Models ; Final ;
; Met timing requirements ; Yes ;
; Total logic elements ; 1 / 1,728 ( < 1 % ) ;
; Total pins ; 5 / 102 ( 4 % ) ;
; Total memory bits ; 0 / 24,576 ( 0 % ) ;
; Total PLLs ; 0 ;
+-------------------------+------------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 12/25/2008 15:13:10 ;
; Main task ; Compilation ;
; Revision Name ; add ;
+-------------------+---------------------+
+-------------------------------------+
; Flow Elapsed Time ;
+----------------------+--------------+
; Module Name ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:00:03 ;
; Fitter ; 00:00:05 ;
; Assembler ; 00:00:01 ;
; Timing Analyzer ; 00:00:01 ;
; Total ; 00:00:10 ;
+----------------------+--------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off add -c add
quartus_fit --read_settings_files=off --write_settings_files=off add -c add
quartus_asm --read_settings_files=off --write_settings_files=off add -c add
quartus_tan --read_settings_files=off --write_settings_files=off add -c add
