FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看： vhdllib.ref
ftce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl00
ftce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl01
cb4ce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl02
cb4ce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl03
cd4ce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl04
cd4ce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl05
cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl06
cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl07
dcm1 NULL J:/projects/ISE/ISEexamples/wtut_sc/DCM1.vhd sub00/vhpl08
dcm1 struct J:/projects/ISE/ISEexamples/wtut_sc/DCM1.vhd sub00/vhpl09
decode NULL J:/projects/ISE/ISEexamples/wtut_sc/decode.vhd sub00/vhpl10
decode behavioral J:/projects/ISE/ISEexamples/wtut_sc/decode.vhd sub00/vhpl11
hex2led NULL J:/projects/ISE/ISEexamples/wtut_sc/hex2led.vhd sub00/vhpl12
hex2led behavioral J:/projects/ISE/ISEexamples/wtut_sc/hex2led.vhd sub00/vhpl13
outs3 NULL J:/projects/ISE/ISEexamples/wtut_sc/outs3.vhf sub00/vhpl14
outs3 schematic J:/projects/ISE/ISEexamples/wtut_sc/outs3.vhf sub00/vhpl15
stmach_v NULL J:/projects/ISE/ISEexamples/wtut_sc/STMACH_V.vhd sub00/vhpl16
stmach_v behavior J:/projects/ISE/ISEexamples/wtut_sc/STMACH_V.vhd sub00/vhpl17
stopwatch NULL J:/projects/ISE/ISEexamples/wtut_sc/stopwatch.vhf sub00/vhpl18
stopwatch schematic J:/projects/ISE/ISEexamples/wtut_sc/stopwatch.vhf sub00/vhpl19
|
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7）
-
FPGA-CPLD_DesignTool(example5-6）
-
FPGA-CPLD_DesignTool,事例程序3-4
|
