FPGA-CPLD_DesignTool(8-9-10)源代码
源代码在线查看: mapped.srd
f "noname"; #file 0
f "d:\cd\example-8-2\synplify_syn\module_b.v"; #file 1
f "d:\cd\example-8-2\synplify_syn\module_c.v"; #file 2
f "d:\cd\example-8-2\synplify_syn\module_a.v"; #file 3
f "d:\cd\example-8-2\synplify_syn\virtex2.v"; #file 4
f "d:\cd\example-8-2\synplify_syn\top.v"; #file 5
VNAME 'work.module_b.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jP6j.Vo6nn-"@;
ftell;
@E@MR@44::4(::R4cRsIF FRl8CkD_PLRCDsHF
o;N3PRH##_FOksC;R4
RNP3PH#CDsHF4oR;P
NRs3FHNohl"CRlkF8DLC_"N;
P$R#Mb_O0C$bRF"DO8 C"N;
P$R#MN_bs00HHRFM"FLDO; "
RNP3blN_0FbH#FMRm"yumaQh\1:"C|-M$Osb-0|b|sF-sbN0B|X.je6j.wt6nn-|N-lGMVN|j4jj-j|l-4|VoHGN80COODF j#||s-VC4J|3jjj|k-N0OF_F0M#sMNH_\HF"B
yz\):"\B:\C\\8\N\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP#_$MEsHCRF"DO8 C"N;
POR3FHlbDbC_F0HM_lMNCFRl8CkD_;LR
RNP3sOk_lOFbCHD_HbFM"0RVNbo=.XBej6jw6t.n"-n;P
NRL3F#0Fb8CFMR
4;N#PR$sM_CsVCCCMO_FODOd _RF"l8CkD_BL|pai_msu,=jj3jjjjj=,V63jjjjjjjkj,=jj3jjjjj=,b4jjj3jjjj,jjOODF FoskQb=MsVCs_C8OoD sbFk_sj,83=jjjjjjVj,83=jjjjjjPj,=;j"
RNP#_$MsCCVsOCMCD_OF_O 6lR"FD8kC|_LvAm7_iBp,js=3jjjj,jjVj=6jj3jjjjj,jk=3jjjj,jjbj=4jjj3jjjjjD,OFoO sbFk=VQMCCss8D_O Fosk4b_,=s8jj3jjjjj,=V8jj3jjjjj,jP="N;
P$R#MF_OlDbHCF_bHRM04H;
R4@@:n(::4(:.pRBim_auH;
R4@@:ng::4g:dmRau_.AQ
h;H@R@4::Un::U4q4R.QA_hH;
R4@@::4jnj:4:R46qh_q7__BQ
h;H@R@44:4:4n:4c:4R7vmAq_7a
q;H@R@44:4::4(4.4:cmRv7BA_p
i;F@R@4.:4:4(:.c:4R7vmAz_maF;
R4@@::4c(c:4:R.dAm.auA_mz_waaz_maF;
R4@@::46(6:4:R4dA_.Bm;za
@FR@44:d::(44d:d.RAqz_mao;
LpRBim_auN;
L$R#MF_M0__N8PsHC4sR;L
NRM#$_FODO" RsCH#_VFV#=C0jj3jjjjj,DVNDV_FV0#C=jj3jjjjj#,s=jj3,=V#j,3jHslbF=PCj,3js0FkC3=jjs,sClV=FD8kC|_LB_pia:muss,VClV=FD8kC|_LB_pia:muV
";N#LR$OM_D FO_VHMCCss8;R4
RoLa.muAh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLq_.AQ
h;N#LR$MM_FN0__H8sPRCs4o;
L_Rqq_h7Bh_Q;L
NRM#$_0MF_8N_sCHPs;R4
RoLvAm7_a7qqN;
L$R#MF_M0__N8PsHC4sR;L
oR7vmAp_BiN;
L$R#MF_M0__N8PsHC4sR;L
NRM#$_FODO" RsCH#_VFV#=C0jj3jjjjj,DVNDV_FV0#C=jj3jjjjj#,s=jj3,=V#j,3jHslbF=PCj,3js0FkC3=jjs,sClV=FD8kC|_LvAm7_iBp:Vs,s=CVlkF8DLC_|7vmAp_Bi":V;L
NRM#$_FODOH _MsVCsRC84s;
R4@@::.njn:.:j6+:_TjmRzafdg..g:gU6j6ghRzQApQRRw7uv)QR_Tjm
zaSTT=jz_ma7
S=7vmAq_7aSq
Bp=Bim_aus;
R4@@::.njn:.:j6+:_T.mRzafdg..g:gU6j6ghRzQApQRRw7uv)QR_T.m
zaSTT=.z_ma7
S=uam.QA_hB
S=iBp_uam;R
s@:@4djd:::dd6:+jTm4_zfaRg..d:Uggjg66RQzhpRQAwu7R)RQvTm4_zSa
T4=T_amz
=S7q_.AQSh
Bm=v7BA_p
i;s@R@4d:d:dj:d+:6jd:T_amzRnfgjgU:gdUjdzURhQQpA7RwRQu)vdRT_amz
=STTmd_zSa
7_=qq_h7Bh_Q
=SBvAm7_iBp;R
s@:@4.4c:gc:.:+6cjM:k4)_mcz_majRf:zjRhQQpAhRQe)RuQTvRdz_ma
_HSTQ=dz_mam
S=_Tdm_zaHs;
R4@@::.njn:.:j6+:7vmAz_ma4Rfn464:Uggjg66R)eQaR XpdzaRQu)vmRv7mA_z
aOS=QjTmj_zSa
QT4=4z_maQ
S..=T_amz
=SmA_.BmOza;4
ARj4,y?5.V4:5?5V:j:?V0222Rs;
R4@@::.njn:.:j6+:qA._amzRnf46:44gjgU6R6geaQ) pXRzRaduv)QRqA._amzOQ
Sjj=T_amz
4SQ=_T4m
zaS=Q.Tm._zSa
m.=Aqz_ma
O;A44R,!jy55.?4j?5?0V:22:0:R02;R
s@:@4djd:::dd6:+jA_.BmRzafcUU4g:gU6j6ghRzQApQR)w7RQu)v.RABz_maT
S=BA._amz
=S7A_.BmOza
=SBvAm7_iBp
=S)Tmd_z
a;s@R@4n:.:.j:n+:6jm:v7mA_zfaRU4Uc:Uggjg66RQzhpRQAwR7)uv)QR7vmAz_maT
S=7vmAz_ma7
S=BA._amzOB
S=iBp_uam
=S)Tmd_z
a;s@R@4d:d:dj:d+:6j.:Aa_mumwAza__amRzafcUU4g:gUdjdUhRzQApQR)w7RQu)v.RAa_mumwAza__am
zaSAT=.uam_zmAwaa__amz
=S7A_.qmOza
=SBvAm7_iBp
=S)Tmd_zHa_;R
s@:@4.jn:::.n6:+jA_.qmRzafcUU4g:gU6j6ghRzQApQR)w7RQu)v.RAqz_maT
S=qA._amz
=S7A_.qmOza
=SBB_pia
muST)=dz_ma;_H
|
相关资源 |
|
-
FPGA-CPLD_DesignTool(8-9-10)源代码
-
FPGA-CPLD_DesignTool(8-9-10)源代码请需要的朋友下载
-
共阳极连接的键盘扫描程序
PC5 PC4 PC3 PC2 PC1 PC0
PC10 0 1 2 3 17 18
PC9 4 5 6 7 19 20
PC8 8 9 10 11 21 22
-
binary_tree_level_order(二叉树层排序):
输入:数组{1,2,3,4,5,6,7,8,9,10},建立二叉树,再进行层排序.
输出:输出排序结果.
-
altera FPGA/CPLD高级篇(VHDL源代码)
-
FPGA-CPLD_DesignTool(example7)
-
FPGA-CPLD_DesignTool(example5-6)
-
FPGA-CPLD_DesignTool,事例程序3-4
|