FPGA-CPLD_DesignTool,事例程序1-2

源代码在线查看: alu.tlg

软件大小: 384 K
上传用户: tiebob
关键词: FPGA-CPLD_DesignTool 程序
下载地址: 免注册下载 普通下载 VIP

相关代码

				Selecting top level module alu
				Synthesizing module alu
				@W:"J:\Project_Navigator_Demo\alu_vlog\ALU.V":28:4:28:7|Latch generated from always block for signal outp_a[7:0], probably caused by a missing assignment in an if or case stmt
							

相关资源