您现在的位置是:源码地带 > 资源下载

HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptiv

资 源 简 介

HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License

相 关 资 源