VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..

相 关 资 源

• VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..免费下载

  资源简介：VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..

  标签： with resulting waveform circuit

  上传时间： 2014-01-05

  上传用户：woshini123456

• vhdl code for ALU.i think by reading his code..it will be very easy for you to design an Alu.免费下载

  资源简介：vhdl code for ALU.i think by reading his code..it will be very easy for you to design an Alu.

  标签： code for reading design

  上传时间： 2013-12-27

  上传用户：wangzhen1990

• vhdl code for a 16 bit decoder design免费下载

  资源简介：vhdl code for a 16 bit decoder design

  标签： decoder design vhdl code

  上传时间： 2014-01-21

  上传用户：evil

• A VHDL source code for testing the digits and the switches on a spartan 3 basys board免费下载

  资源简介：A VHDL source code for testing the digits and the switches on a spartan 3 basys board

  标签： the switches testing spartan

  上传时间： 2013-12-29

  上传用户：问题问题

• this is a vhdl code for a bus免费下载

  资源简介：this is a vhdl code for a bus

  标签： this code vhdl bus

  上传时间： 2017-07-05

  上传用户：咔乐坞

• this is a vhdl code for usb免费下载

  资源简介：this is a vhdl code for usb

  标签： this code vhdl for

  上传时间： 2017-07-05

  上传用户：tyler

• matlab code for image fusion used by canga.免费下载

  资源简介：matlab code for image fusion used by canga.

  标签： matlab fusion canga image

  上传时间： 2013-12-27

  上传用户：维子哥哥

• The program is written with Vc language,working for logon the net by dialing ,the is a release versi免费下载

  资源简介：The program is written with Vc language,working for logon the net by dialing ,the is a release version.

  标签： the language program dialing

  上传时间： 2016-04-13

  上传用户：jichenxi0730

• A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation免费下载

  资源简介：A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.

  标签： simulation Verilog writing clock

  上传时间： 2016-10-12

  上传用户：王者A

• VHDL code for the square root.免费下载

  资源简介：VHDL code for the square root.

  标签： square VHDL code root

  上传时间： 2013-12-16

  上传用户：xlcky