This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added commen

相 关 资 源

• This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added commen免费下载

  资源简介：This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added comments

  标签： description implements Creation Original

  上传时间： 2016-05-27

  上传用户：1109003457

• This Verilog HDL description implements a UART.免费下载

  资源简介：This Verilog HDL description implements a UART.

  标签： description implements Verilog This

  上传时间： 2013-12-17

  上传用户：wff

• Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c免费下载

  资源简介：Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC ...

  标签： representation Magnitude the magnitude

  上传时间： 2013-12-24

  上传用户：金宜

• This document is a simplified version of the original. This version is not required to be treated as免费下载

  资源简介：This document is a simplified version of the original. This version is not required to be treated as confidential and Non Disclosure Agreement with neither the 3C LLC nor the SDA is required. Reproduction in whole or in part is prohibited...

  标签： version This simplified document

  上传时间： 2014-12-08

  上传用户：zhangyi99104144

• USB2.0 IP核,ASIC,FPGA可用,Verilog HDL源代码免费下载

  资源简介：USB2.0 IP核,ASIC,FPGA可用,Verilog HDL源代码

  标签： usb asic fpga verilog hdl

  上传时间： 2022-06-25

  上传用户：qingfengchizhu

• this is a verilog hdl language referance book , tell you the basic useage of this language.免费下载

  资源简介：this is a verilog hdl language referance book , tell you the basic useage of this language.

  标签： language this referance verilog

  上传时间： 2016-02-06

  上传用户：日光微澜

• this a Uart source code using Verilog.免费下载

  资源简介：this a Uart source code using Verilog.

  标签： Verilog source using this

  上传时间： 2016-05-19

  上传用户：zsjzc

• this a book about the verilog-hdl design and circuit simulation and synthesize example免费下载

  资源简介：this a book about the verilog-hdl design and circuit simulation and synthesize example

  标签： verilog-hdl simulation synthesize and

  上传时间： 2016-11-03

  上传用户：GavinNeko

• What is Verilog? &#10149 Verilog HDL is a Hardware Description Language (HDL) &#10149 Verilog HDL免费下载

  资源简介：What is Verilog? &#10149 Verilog HDL is a Hardware Description Language (HDL) &#10149 Verilog HDL allows describe designs at a high level of abstraction as well as the lower implementation levels &#10149 Primary use of HDLs is the simul...

  标签： Verilog HDL 10149 Description

  上传时间： 2017-02-18

  上传用户：kjl

• 基于Verilog HDL设计的多功能数字钟免费下载

  资源简介：本文利用Verilog HDL 语言自顶向下的设计方法设计多功能数字钟，突出了其作为硬件描述语言的良好的可读性、可移植性和易理解等优点，并通过Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成综合、仿真。此程序通过下载到FPGA 芯片后，可应用于实际的数字钟显示中...

  标签： Verilog HDL 多功能 数字

  上传时间： 2013-11-10

  上传用户：hz07104032