您现在的位置是:源码地带 > 资源下载

SystemVerilog for Design

  • 上传时间: 2013-07-14
  • 上传用户:shsy22
  • 资源积分:2 下载积分
  • 标      签: nbsp SystemVerilog Design for

资 源 简 介

·SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling ver

相 关 资 源